A formal description of the SCC 650 digital computer by Pottinger, Hardy J.
Scholars' Mine 
Masters Theses Student Theses and Dissertations 
1968 
A formal description of the SCC 650 digital computer 
Hardy J. Pottinger 
Follow this and additional works at: https://scholarsmine.mst.edu/masters_theses 
 Part of the Electrical and Computer Engineering Commons 
Department: 
Recommended Citation 
Pottinger, Hardy J., "A formal description of the SCC 650 digital computer" (1968). Masters Theses. 5223. 
https://scholarsmine.mst.edu/masters_theses/5223 
This thesis is brought to you by Scholars' Mine, a service of the Missouri S&T Library and Learning Resources. This 
work is protected by U. S. Copyright Law. Unauthorized use including reproduction for redistribution requires the 






: : I 
J I . 
J'' 
_ .... 
A FOPJ·1AL DESCRIPTION OF THE 
SCC 650 DIGITAL COMPUTER 
BY 
HARDY .J. · POTTINGER -
A 
THESIS 
submitted to the f'aculty o:r 
TI{E UNIVLRSITY OF MISSOURI AT ROLLA 
1.32078 
in partial f'ulf'illment of' the requirements f'or the 
Degree of' 








The requirements or a descriptive language ror auto-
mated digital computer design are presented. Y. Chu's 
Computer Design Language is then used to describe the logic 
of the sec 650~ a small general-purpose digital computer at 
UMR. Chu' s language is found to be the be:::t lan~uage avail-
able to the designer ror both documentation and automatic 
translation into Boolean Equations. 
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atu~e as an approach to aut~l~ted logic desl~n digital 
12 ·-·L~ 
computers. ' '~' I t is desir~ble to inveattgato thene 
larr;u.ages with the f'ollowing requiremGJ.l tS :Ln. rnl. ncl . 'r he 
design language must be eas :t.: .r readable , nonan>b igr.ous~ 
concise_, precise, readily tr·an;; latab le i r1to Bo o leun equa-
tions, able to express paralle~ and s er ial operation, a nd 
must show timing and controi commands. 
Due to tho lack of adequa t e documentatioJ • ·Jr the SCC -· 
650 general-purpose digital r·~ _ -rnp l;_; . ~.:)r' at UMH, a complete and 
f'ormal dencr·iption of the m.aclJ.ine will be presented uH Jr;.g a 
sultable design language. Since the primary purpose for· t:i.1is 
description will be d ocumentation, the f'irs t; <i ~ _. c~ .~ast o f the 
above rcq_uiremen;~;::, will be given t D.e highest priority. 
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II. REVIh"1V OF AVAILABLE LANGUAGES 
A. Iverson Notation 
The programrr.dng language developed by K. E. Iverson 
can be used as a design language as well as a progra~ming 
la. ng, ,a;:;::_ e • 4, 5, 6 
..,.. ;::., r.rhe architecture of' the machine is described 
by the u.se o:f a series of' "system programs" and "def'ined 
operations". The system programs describe the more or less 
independent parts of the machi.ne, such as the operation of' 
the CPU interrupt channels, input/out put channels~ etc., 
and are executed in parallel_, while the def'ined operations 
are similar to subroutines and are executed only when needed 
by the main system programs. Defined opera tions a re used 
to describe such operations as memory access, and instruc-
tion execution. Sequencing is controlled by conditional a:nd 
unconditional branching and by specif'ying that one and only 
one statement is to be executed at a time. Parallel opera-
tion is di:f:ficult to express in this notation. 
A complete, :formal descript ion of' IBM's System/360 is 
available in 
on a program 
this language. 6 Some work has also been done 
called ALERT7 which 1r1ill accept a s input, a 
descr iption o:f t he d esired c omputer 's arch i t ecture in modi-
f'ied Iverson Notation, and will produce a set of' Boolean 
equat ions to implement the desired architectur e.. The pro-
cedure can b e out lined as f'o llmvs : 
1. Expr ess the desired architecture (including instruc-
t i on :format and r epertory, word l en gth or marking conve n t ion, 
memory size~ and registers that are available to the pro-
grammer) ~ormally in Iverson Notation. 
2. ALERT then a) determines the general layoutJ data 
paths~ etc.J b) provides selection logic to replace vari-
able subscripts~ c) replaces high order operators such as 
"add" and "subtractn with combinational logic_, d) groups 
3 
statements into a minimum o:f groups and provides timing and 
control signalsJ e) eliminates duplicate gates~ .f) assigns. 
~lip-f'lops to variables that must retain their states and 
provides set-reset commands_, g) simplif'ies vector and matrix 
interconnections_, h) itemizes all interconnections. 
B. Computer Design Language (CDL) 
Y. Chu has developed an ALGOL-like language specif'icaily 
.for computer design and documenJcation purposes. 1 ~ 8"9This 
language~ called Computer Design Language_, uses ALGOL-like 
statements to declare registers_, control signals~ memories~ 
decoders~ etc. and then specifies all data trans.fers as well 
as the signals used to control these data trans.fers. The 
result is an easily read description that accurately de-
scribes the actual machine. Since control signals can be 
speci.fied_, the description may vary from one that is no more 
than a rough sketch o.f the machine_, to one that is practi-
cally a set o.f Boolean equations .for the machine. 
In addition_, Chu is currently experimenting with a · 
translator that will accept as input_, a description o.f the 
desired machine in CDL and in rour steps, translates this 
into a set of Boolean equations.9 Brierly, the four steps 
are: 
1. Produce a set of microstatements (list all trans-
fers, etc.) 
2. Generate.a truth-table for all microstatements. 
3. Generate Boolean product terms from the tables. 
4. Combine -terms into a set of equations. 
4 
Chu 1 s CDL provides a description that is readily ·under-
standable, and can be easily translated into Boolean 
equations. 
C. Register ~ransfer Notation 
T. C. Bartee describes a register transfer notation 
which is used for symbolic design of computers. 10 It is 
similar to Chu 1 s CDL in that sequencing is de.fined by state-
ment labels and conditional transrers can be speciried. It 
suffers from a lack of prec ~seness and is a rather inrormal 
language. 
SDL I and SDL II proposed by D. F. Gonnan are two ver-
sions of an ALGOL-like language. 3 SDL II is a greatly 
expanded version of Chu's CDL. Gorman is presently inves-
tigating its usefulness in the simulation of large hardware 
and software systems. 
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III. COMPARISON OF SOME AVAILABLE LANGUAGES 
In order to compare the various languages available_, 
the instruction ~etch sequence ror the sec 650 was de-
scribed·in Iverson Notation~ Chu's CDL_, and Bartee's 
register transrer notation. Chu's version can be round on 
page 20. The other two versions can be :found in Appendices 
B and c. 
It can be seen that_, while Iverson Notation is very 
concise and precise_, it is rather dirficult to read and 
does not show precisely the timing and sequencing control 
or the machine. Register transrer notation and CDL are not 
as compact since they show the control fLmctions_, but are 
much easier to read. While it is slightly more concise than 
CDL_, the in:formality and lack o.f" precision makes Barteers 
language difficult to adopt to machine translation. 
A description o:f a digital computer in register trans-
~er notation becomes particularly cumbersome_ when there are 
conditional transfers with a large nu.rnber of control var-
tables. For example_, in Churs CDL_, the t r ans:fer: 
j_:f Rl-K-R2·K-R3·:~H4= 1 then(c~A) 
1r Rl·*R2*R3*R4= 1 the[l(c~x) 
expressed in register transfer notation becomes: 
In addition~ it is not clear just what gets trans-
rerred into C. One must assume or know beforehand that 
Rl., R2., R3~ and R4 are scalar control variables and that 
A and X are the vectors that are conditionally transferred 
to the vector C. There is no such ambiguity with CDL. 
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In view of the requirements listed init:i.ally_, a design 
language ·similar to Chu' s "t'll"ould be the best language to use 
in describing a proposed computer. The design language 
should be close to a natural language so that it can serve 
the purpose of design documentation. In addition~ it should 
be precise and non-ambiguous so that it can be easily trans-
lated by a computer into Boolean equations. This require-
ment can be met by making the design language similar to an 
existing programming language. These two requirements 
eliminate both Iverson Notation and register transfer nota-
tion. Of the remaining languages, Chu's is the best for 
describing the sec 650 since it is well adapted for small 
machines and is very well documented in the literature. The 
other languages are all similar to ALGOL as well and are no 
better for-describing a small machine than CDL. 
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IV. A FORivll\.L DESCRIPTION OF THE SCC 650 IN eDL 
A summary o:f CDL is given in Appendix A .for re:ference. 
A more complete description of eDL1 as well as various other 
examples o:f its use can be :found in the literature. 8~9 
The SeC 650 is a general-purpose digital computer 
with 4~096 twelve-bit words of core storage~ expandable in 
blocks o:f 4 ~· 096 words to 32~ 768 \"lords. One interrupt chan-
nel is provided with additional clo..annels availab1e. Direct 
memory access by external devices is also available. The 
sec 650 located at UlVIR has a memor'y o:f 4~096 words~ a sir.tgle 
interrupt channel~ hardware multiply and divide~ I/O con-
sisting o:f a teletype and paper tape device~ digital-to-
analog converter~ and an analog-to-digital converter and 
multiplexer. 
For simplicity, the description in CDL will be limited 
to the Central Processing Unit and will not inc·lude speci:fic 
input--output devices, or the Extended Arithmetic Unit. 
(h..-=trdware multiply and divide) 
A. Aritlm1etic Algorith.in 
·Numbers in the SCC 650 are in two 1 s complement :frac-
tional representation. The only aritlli~etic operations 
per .formed by the compute.r are add, and subtract. 
These two operations~ together with logical operations s~ch 
as AND and Exclusive-OR~ are performed with a twelve-bit 
parallel binary adder~ controlled by the·five ~lip-~lops 
AD~ SB~ ANA~ CRY~ and CAR. 
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Two's complement subtraction is performed by placing 
the minuend in the Z register~ the one's complement of the 
subtrahend in the C register~ and adding 2-ll to the result. 
The Exclusive-OR operation is performed by inhibiting the 
carries in tbe addition operation. The AND operation is 
performed by setting ANA. 
In addition to performing arithmetic and logical oper-
ations~ data is transferred to memory through the adder. 
B. Control 
The SCC 650 is basically a synchronous machine. That 
is~ a clock and a three-bit counter form the basic timing 
commands. A f'orm of asynchr onous ope r ation is a chieved 
thr ough the use of control flip - flops Ql through Q7. 
'J.'he interrupt channel and R decoder t e r minals form the 
r emainder of the cont.r'ol. A blo ck diagram of the c ontrol 
signals is given in Fig. 1 as an aid in understandi:ng the 
control operation. 
'rhe INH signal is part of the Direct Nemory Access 
(DM.A) c hannel c ontroller and is always "0 11 with no control- . 
l er . The T p ulses are ANDe d wi th Ql thr oug h Q,6. ':ehese 
RTI 
D CP T r----RTG 
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CO MM A NOS · 
Block diag r am of the control 
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signals_, together with the R decoder signals_, f'onn the Reg-
ister Transf'er Commands. 
Memory access control is outlined in Fig. 2. Memory 
access is initiated when SNK becomes true if' SYNCA is also 
true. If' WM is true_, the memory cycle is a READ-1\I"RI'I'E cycle_, 
otherwise it is a READ-RESTORE cycle. Note that D is the 
only input to memory. Memory may be transf'erred to either 
R or C. 
C. Symbolic Design 
A description of' the computer logic in the design lan-
guage CDL is now presented. 
1. Register Declarations 11 
_Qormn~nt Be_gi.n The f'oJ.lowing are the main registers of' the 
machine_, including the accumulator_, inde.x register_, and 
program location counter. End 
register A(0-11); $Accwnulator$ 






$Program location counter$ 
$Instruction decode register$ 
$Memory address register$ 
$Index and auxiliary accQ~U1ator$ 
$Adder input$ 
Svffi(0-11); $Controlled by external switches$ 











SECT I ON 
WM 
Fig. 2 
Block diagram or the memory control 
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IEX(0-2); $Instruction extension$ 
INST; $Index state rlip-flop (F/F)$ 
OVF; $Over:flov.r F/F$ 
IOE; $I/O error F/F$ 
PTE; $Memory protect violation F/F$ 
EVOD; $Unused F/F in STATUS register$ 
CRO; $Carry-out F/F$ 
sub register 
STATUS = INST&OVF&IOE&PTE&CRO&EVOD&PEX&IEX; 
AR - A(l-ll); $The right-most ten bits of' A$ 
AL 
- A(Q-10); $The left-most ten bits of A$ 
XR= X( 1-11); $The right-most ten bits of' X$ 
XL= X(0-10); $The lef't-most ten bits of' X$ 
AE- A(6-ll)&A(0-5); $Halves of A exchanged$ 
Comment ,;Begin The following are timing and control signals 
derived from a three bit register~ T~ a clock~ and seven 











TD( 1) ·*cp; 
T2 
-
TD( 2) -7!·cp; 
T3 - TD(3)*cp; 
T4 - TD(4)*cp; 





T7 = rrD(7) *cp; 
Ql; $Instruction interpret cycle control$ 
Q2; $Indirect address fetch control$ 
Q3; $Last cycle control$ 
Q4; $Controls effective address calculation$ 
Q5; $Starts the indirect address fetch$ 
Q6; $Controls the second cycle of three cycle 
instructions$ 
Q7; $F~lt sequencing control$ 
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Comment Begin The following are control flip-flops and 
terminals used by the adder. End 
register 
terminal 
AD; $Gates the contents of c into the adder$ 
SB; $Gates the contents of c into the adder$ 
CAR; $A carry into the least significant digit$ 
CRY; $Inhibits the carries. Used f'or Exclusive-
OR$ 
ANA; $Controls logical operations$ 
D(0-11); $Adder output lines$ 
ADOR = DO+Dl+D2-J-D3+Dl+-l-D5+D6+D7+D8+D9+Dl0+Dll; 
OVFSt = (AD-¥--GO+SB-l<-CO+DO) -JE-{AD·*CO+SB-*CO+ZO) (DO+ZO); 
CYO; $The carry out of the most significant 
digit$ 
toVFS is at a logical one when the adder output is ~ l, 
or < -1. It is used to set the 0\'F flip-flop. 
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Cormnent _;Begin The following are the memory and its associ-










$1'-lrite control flip-flop$ 
$Memory access control ~lip-flop$ 
$Memory busy control flip-flop$ 
$Memory data holding register$ 
$Memory address holding register$ 
SYNCA - HALT·*( Ql+Q4+Q5+Q6)+EX+SS 
WRITE - ~~*(MPT+SO+Sl+S2) 
Comment Begin The following are manual control switches. 
Those tbat are marked with an asterisk are momenta.cy con-
tact. All switches are lighted when "ON". End 
switch RUN(ON~OFF); 
Srl'EP (ON_, OJt,F) ; * 










SV.J(MCLS1tJR(k) ,MSS'WR(k)); $SvJR(k)-· o_, or SvlR(k)-rl$ 
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Qormnent Begin The f'ollowing are input-output lines and con-
trol f'lip-f'lops. End 
registe! DRDY; $Device ready f'lip-f'lop$ 
terminal DFG; $External device f'lag signal$ 
IDRDY; $External device ready signal$ 
I(O-ll); $Input -output lines$ 
Comment Begin The f'ollowing are some miscellaneous control 
f'lip-f'lops and terminals. End 
register 
term:tnal 
MPr; $Inhibits writing into f'irst 512 locations$ 




$Controls Examine sequence$ 
$Controls Store SWR sequence$ 
$Used with EX and SS$ 
$When set to one, causes the next instruc-
tion to be skipped$ 
STP; $Controls operation in the STEP mode$ 
IDLE; $Part or the Start-Stop control$ 
INT; $ninterrupt being processedn f'lip-f'lop$ 
EN; $nReady f'or Interrupt 11 f'lip-f'lop$ 
INTR; $Interrupt line f'rom external devices$ 
Co_mment Begin The f'ollowing signals are specialized control 
corranands decoded f'rom R(4) and R(5). End 
terminal SKO = R4*R5; 
SKl = R4·*H5; 
SK2 - Rl.PE·R5 ; 
SK3 - Rl-J..7e·R5 ; 
Co~~ent ~egin The rollowing terminal signals are cont r ol 








MIN - RO*Rl* R2*R3; 
--LDA 
- RO·*Hl *R2-*R3; 
- -J !VIF - RO·*Hl *R2*R3; 





.A.DD - RO*Rl*R2*R3; 




XOR - RO*Rl*R2*R3; 
AND - RO·*Rl-*R2·*R3; 
STA - RO ·X-R 1 *R2·* R3; 
LIT - RO*Rl*R2*R3; 
JRT - RO*Rl*R2*R3; 
JSL - RO*Rl*R2*R3; 
LDX - RO*Rl *R27C·R3; 
ONC - OPR + IOP + LIT; 
16 
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Comment Begin The outputs o~ the ~allowing decoders are used 
in the Shi~t and Rotate instructions. End 
decoder M(0-3) - R(6-7); 
N(0-7) - R(8-l0); 
2. Commonly Executed Sequences 12 
Comment Begin The ~allowing sequences describe manual start 
and stop control ror the machine~ and operation or the 
EXAMINE and STORE switches. End 
i~ RUN=ON then(RN---1); 
ir RUN=OFF then( RN ..o-0); 
i~ RUN*·STEP=OFF then (IDLE --1~ STP- 0); 
i~ S'rART=ON then(sr.rATUS- 0~ HA.LT-1~ INT-- 0~ EN--0); 
i~ EXM=OFF then(EX- 0); 
i:f STORE=OFF then{ss~ 0); 
i:f EXM*STORE=OFF then( NML -- 1); 
Comment Begin The rollowing sequenees derine automatic 
start an~ stop control for the machine. End 
T3 . if RUN+S1rEP=ON the£!( STP--1); . 
T6*IDI£ : i:f STP=l then( HALT-- 0~ Ql--1); 
rr7*HA.LT : i:f STP=l then( IDLE~ 0); 
Cow.ment Begin The rollowing sequences derine the loading o:f 
the switch register~ SWR(0-11)~ and MPTflip-flop. End 
if SW=MSSWR(k) then(SWR(k)~l); 
if SW=l'1CLSiffl(k) then( SWR(k)-+- 0); 
if PROTECT=ON then(MPr~l); 
Comment Begin The f"ollowing sequence defines memory acqui-
18 
sition. The actual memory cycle lasts approximately 1.75 
;<sec. Access time is 850 nsec. Setting SNK at T4 initiates 
a memory cycle if SYNCA is true. Setting J:VIlVIA.CQ causes the 
address register, S, to be transferred to an address holding 
register, MS, in the memory module. I:f WM is zero, the 
selected location is restored to its former value. At T7, 
* if WRITE is a one, the adder output, D, is written into the 
selected location. End 
T2 i:f INH 0 then(I>TI.VIACQ--0); 
T4 SNK--1_, 
i:f SYNCA=l then(J.V'.t.EM- M(S) _, MM.ACQ--1_, IVJS-- S); 
T6 SNK-- 0, 
i:f SYNCA*~iM*SO*Sl*S2*MPr=l then( PrE --1); 
- T7 : if WRITE=l then(M(MS)...._D); 
3. HALT Mode Operation 
Cormnent Begin The :following sequence defines the operation 
7e-WRITE - WM*(MPf+SO+S l +S2). If the PROTECT 81-vit c h is 
. on, the :first 512 memory locations cannot be written into. 
o~ the computer in the HALT mode. End 
HALT *TO : if' EX*ID1L=l then( C-- MEM) ; . 
HALT*Tl : z- 0, Ql- 0, if' EX+SS=l then(NML-- 0); 
HALT*T2 . if' S:ETA=ON then(Q5- 1, Q6 -1), . 
if' SETX ON then(Q4-- 1, Q6-1), 
if' SETLC=ON then( Q4-- 1, QS--1), 
if' SETEXT=ON then(Q2-l, Q6 -+-1), 
if' SETC=ON then(Q4--1, Q2 --1), 
if' E:x:M:-ON then(EX--1), 
if' STORE=ON then(SS --1); 
HALT~3 : Z- SW, if' Q4*Q5*Q2=1 then.( C ~ 0), 
if' Q5*Q6*Q2=1 then(A-- 0), 
if' Q4*Q5*-Q6=1 then( X- 0), 
if' Q4*Q5-K-Q2*EX*-SS=1 then( P-+- 0), 
if' Q2*Q5*Q6= 1 then( STATUS---(.-- 0), 
if' EX*Nf.1L=1 then( C-+- 0, S -+-P)" 
if' SS -K·NML=l then(VvM~ 1, S -E- P), 
if' INTR*EN=1 then( IDLE - 1); 
Q7 ~ 1, 
if' Q2*Q4*Q5=1 then( C ~ SW)" 
j_f' Q2-K·Q5*Q6= l then(A ~D), 
if' Q4*Q5*Q6=l then(x-~- D)" 
if' Q2*Q4-K-Q5-K·EX*SS=1 then(S -oE- D)" 
if' Q2*Q5*Q6= 1 then(S'l1N.PUS-+- D); 
HALT·*-T5 : if' Nr1L"*(EX+SS)=1 then(P.~unt. + 1), 
if' Q2·X-Ql-J.*Q5*Q7·lE-EX*SS=l then( P ~ S); 
19 
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HALT*T6 : Q2-o- O, Q3-- 0, Q4- 0, Q5-- 0, Q6-- 0, S-- 0, 
if STP*IDLE=l t_hen(HALT~O, Ql-1); 
HALT*T7 : AD--O, SB _...,._ 0; $c input to adder is inhibited$ 
l-f.. 12 Instruction Fetch Sequence 
Commen~ Begi~ This one-cycle sequen.ce overlaps one-cycle 
instructions and the last cycle of multi-cycle instruc-
tions. The next instruction is interpreted during this 
sequence. End 
---T3·*Ql if J1vffi*Jr,1P·X·INT=l then(S-- P); 
Tl+:*-Ql : if' J]\r."r=l then(Q2--l, H0-1, R2-l, R4--.o~:-l); 
$This causes an indirect jump-and--store 
location to be executed$ 
T5*Ql if fu'J·*SKP=l then(HALT--1); 
T6-K·Ql : s-o; 
T7 *Ql : R ---.- 0 _, Z -- 0 _, 
CRY--l, A.D-1, .A.NA---0, CAR--0, SB-0, 
g Q7=0 then( C ·-ot- 0); 
if' HALT7(·Q7=l the_E(R-.- C)_, $Only after a F_AL'r$ 
j_f HA.LT-l+Q'"[-*"SKP-K-Il\11.1=1 th_en.(E~MEM) _, 
if HAJJ£i*INT=l tl}~::].(Q5 -.-1)., $Usually happens$ 
if Q'l = 0 the!} ( C -"'r- :Vl.EM}, 
if SKP=l thc;n(Rl0--1); $R--NOP$ 
'1., l 4(..{\1 •• SKP -- 0 -··~ ..... ' 
5. 12 Effective Addr'ess Calculation Seque~~ 
Comment Begin This sequence may last one or t1>J"o clock 
cycles, depending upon whether or not indirect addressing 
is specified. During this sequence, the address of data 
for memory re~erence instructions is generated ~rom the 
address in~ormation in the last eight bits of the instruc-
tion word. End 






T'l·*Q2 . . 
TO+:-Q2 . . 
'rl·*Q2 . . 
T2*Q4 : 
T37C-Q4 
i~ ONC*R5*INST=l_, then(Z -P) _, · $Relative to P$ 
if ONC·*-RS-R-INST=l then(Z -X)_, $Relative to X$ 
if ONC*1iALT-*R4=1 then(Q4-l)_, $If not indirect 
address$ 
i:f ONC*HALT=l then( P. count. + 1); 
i:f Q4=l then(Q5-0); 
if' HADT=O then(S --c-D); 
Ql-r- 0; $Needed only during an interrupt$ 
i:f RA.LT=O then( Q2 -.- 1); 
i:f HAL'r=O then( Q5 -.1- 0, S-4- 0); 
i:f HALT=O then( C.._ 0 _, z · ··~o_, AD -<-1, CAH~O); 
if HALT=O then( C ~ MEf.'l); 
i:f HALT=O then(Q4-.-l); 
if HA.LT=O the:g.( Q5 -<--:- 0 _, Q2 ~ 0); 
if INSri''*"R5*R6-x-R7*R8-*·H9*RlO*Rll=l_, then 
( p. count.. + 1), $Skips next 1.nstruction if rela-
tive + 1$ 
if' HALT=O then( S -r D); $Final address ready$ 
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T4*·Q4 · if' ILA.LT=O then( C -- 0, Z-- 0); 
T6·*Q)-J. : if' JSL--=0 ~ then( S-- 0); 
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Comment Begin The following sequ.e!).ce is a nwnber of special 
transfers that occur as a result of an interrupt. Some 
of the above transfers are repeated for clarity. End 
T2*Ql*INTR : if EN=l then(INT~l); 
T3-*Ql*INr : S--1; $Transfers 1 TT77 to the S register$ 
Tlt-7<-Ql*INT: Q2-1., RO._,_,...l_, R2-l, R4-l; 
T5*Q2*INT : Ql- 0; 
TO*Ql*INT : Ql--0; 
6. Instruction ExecuJc ion Sequences l3 
Com.rn~nt Begin This is the ADD sequence :for addlng a number 
in M(S) to a nunfuer in A. The result is placed in A. End 
ADD*T1*Q5 . . 
.ADD.X-T7 *Q4 : 
ADD-X-TO *-Q 4 . . 
ADD*Tl*Q3 . . 
ADD-K-T2*Q1 . 
ADD·X-T).-J. *Q1 . . 
P.count. + 1; 
Q3-l; 
c- MEM., z-A; 
WM-- 0, Ql-1_, g_4-- 0., A-+- 0; 
A --+- D., Q3 -- 0 _, C RO ~ 0; $A -.r A p 1 us r-1 ( S ) $ 
i:f CYO=l then(CRO -+-1) _, 
i.f OVFS=l then(OVF~l); 
fomment Begin This is the Still sequence for subtracting a 
number in M(S) from a number in A. The result is placed in 
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A. End 
S ·u· TD *JI, 1-¥-r"' c:; P t 1 J.o ··~...... · • coun • + ; 
SDB*T7+:-Q4 : Q3- 1, CAR-- 1, SB-- 1, AD~ 0; $Adder set to 
subtract$ 
S1JB*TO*Q.4 . . 
SUB*Tl*Q3 : 
SUB+:-T2*Ql . . 
SUB7Ur4*Ql . . 
C-- l\1EM_, Z- A; 
WM- 0_, Ql--l, Q4--- O, A- 0; 
A-D_, Q3-- 0_, CRO- 0; $A-- A minus M(S)$ 
i.f CYO=l then(CR0-1), 
i.f OVPS=l then( OVF--1); 
C9mm.ent Begin This is the XOR sequence f'or per.forming the 
Exclusive-OR o.f a number in Tvi(S) with a number in A. The 
result is placed in A. End 
P. count. + 1; XOR«Tl*Q5 . . 
Q3 -1, CHY-..-·o; $Adder set to Exclusive-OR$ XORX""'T7*Q4 . . 
XOR·X~l_lO·X·QL~ C -r- IV!ETV!, Z -r- A ; 
XO R ·XJJ: 1 ~*Q3 . . WM·4- 0, Ql--c--1, Q4--- 0, A_,_ 0; 
XOR~¥112 -7€-Q.l : A -- D _, Q3 ---. 0 ; $A -oE- A (J7 M ( S ) $ 
_CoiP~nent Begin . This is the AND sequence f'or taking the 
logical AND o.f a number in M(S) and a number in A. The 
result is placed in A. End 
AND·x-rrl+:-Q5 P. count. + 1; 
AND·?>f-Ty·x-Q4 Q3 -<-l, ANA -1, CRY-<- 0; $Adder set to AND$ 
AND·X"Tl-1\·Q3 : \.fTv'I-E- 0_. Ql- l, Q4~ 0, A-+- 0; 
AND*r:C2*Ql : A-D, Q3-- 0; $A~ A*M(S)$ 
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~orr~~~t Begin This is the ~~ sequence which causes the next 
instruction to be f'etched f'rom the location specified by 
the effective address. End 
JI•1F*T2*Qlt : P-- 0; 
JMF·:>t-T3*Q4 : Ql--1; $This starts a new int??.r-pret cycle$ 
Jl\1F·Wr5*Q4 P-- S; $New location is placed in P$ 
JMP-X-T6*Ql Q4 -0; 
Co!11.rnent ;segj.n This is the JIVIB sequence which causes the 
next instruction to be f'etched from the location speclfied 
by the effective address. In this instruction~ the effec-
tive address is formed by subtracting the address portion 
of' C from P or X f'or relative addressing~ and by comple-
menting the address po1•tion of' C :for direct addressing. 
This is called a backl'rard referenc~ instruction. l3 End 
,JIVJB-if1]_12*Ql~ : 
J:rvrn -J€1]_13 ·lfQll : 
JMB 7:-T 5 ·>EQ4 • 
SB --1~ CATI-.-1; $Sets adder to "subtractn 




P-- S; $New location is placed in P$ 
Q 2.~ ...-(- 0 ; 
Comme.tit ~egin This is the JSL sequence. The contents of' 
P~ incremented by one, is stored in the location specified 
by the effective address. · The program status (STATUS) is 
stored in the location specified by the effective address 
plus one~ and the next instruction is fetched from the 
location specif'ied by the eff'ective address plus two. F.nd 
JSL·X~3*Q4 . . 
JSL·*T5*Q4 : 
JSL·J<-T6·~4 . . 
. JSL*TO*Q4 . . 




Z ..- P; $ P will be written into M ( S) $ 
p -..(;- s ~ (~6 ~ l; 
P. count. + l; 
WM-- 0, Ql..J.~ 0; 
\t-JM-- l, S ~P; 
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JSL*J1L~*Q6 . . Z --STATUS; $STNrus will be vJritten into memory$ 
JSL*T5 ·*-Q6 . . s -- 0_, Q3--l; 
JSL*T7*Q3 : Q6- 0_, P. count. + l; 
JSL*Tl-~3 : WM.-...f- 0, Ql---«---1; $This starts a new instruction 
fetch cycle$ 
Q9~ent J3e_g_in This is the JRT instruction which causes a 
jump to the location specif'ied by the contents of the effec-
tive address. Like JMB_, this is also a backward reference 
instruction. rrhe contents of' the next location af'ter that 
specified by the eff'ective address is transf'erred to the 
STA~eus register. This instruction is used with JSJ.., to pro-
v:_de subroutine linkage. En<! 
JRT·X-Tl*Q5 : SB--1_, CAR-+1; $Adder is set to subtract$ 
J.RT*T3*Q4 : P~ 0; 
JRT~4·X-Q4 : P~s_, AD~l, CAR-<:-0; $S contains address of 
old location$ 
JRT?C-T5*Q4 P.count. + l; $P now contains address of old 
Status$ 
JR·r*T7·*Q4 . . 
JRrr~~ro*Q4 : 
JRT *1: 1 -7.-Q6 
JRT*T2·>fQ6 . . 
JRT·*T 3 ·X-Q6 : 
JRT7FJ.1 6*Q6 : 
JRT*T7*Q3 
JTi.T -r.-r-1, 0 -)E-Q3 . . 
-JH':P "*".P l·*Q3 : 
--Rm*T0*Ql J Ll • <..- ' : 
Q6 -=-1; 
C-- I'-1ETJI; $C -e- old location$ 
WM-- 0 _, Q4 -<- 0; 
s-- P; $S-location o:r old status$ 
P--O; 
s-o, Q3- 1, Q6- o; 
s-- D; $S- c, since Z is zero$ 
C-=- 0, P~ S; $P contains old location$ 
C .___ JYIEM_, STATUS - 0, WI'<! -- 0 _, Ql ~ 1; 
STATUS-D; $Restores old status$ 
Comment Begii!_ This is the LDA sequence which causes the 
nurnber located aJc the ef:fective addJ.·ess to be transferred 
to A. End 
LDA -X-~"17 *QLJ. . . Q3~l; 
IDA *~f:O*Q4 : C -<- MEM; 
LDA -x-rr l *Q3 A-E- 0_, Ql~ 1, Q4 -- 0; 
LDA -X-J..1 2 -x-Ql : A .-.ti;:- D ; 
Comment Begin This is the LDX instruction which causes the 
nwnber located at the eff'ective address to be tro.ns.ferred 
to X. bnd 
LDX*'I7 *Ql~ : Q3--l; 
LDX-l<-TQ·)E-Q4 : C--<- MEM., x-o; 
LDX*Tl*Q3 . Ql- l., Q4~o; . 
I.1DX ·K-IJ., 2 ·*Ql . x--n; . 
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9_?!_nme:nt B~!2E!. This is the STA instruction w-hich stores the 
A register in the location spec'ified by the e.f'fective ad-
dress. A must first be trans~erred to an adder input 
register since the only input into memory is through the 
adder. End 
S'rA *'r3*Q4 
S,TA ·X·T 5 *Ql-l-
S'l,A *<r 'T·:<-Q4 







w'M -.--1; $Speci:fies a READ-vn~ITE cycle$ 
Z _,.,_A; $A will be written into memory$ 
Q3-l; 
Q1-1, WM--0, Q4-0; 
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Comment Begin This is the STX instruction which stores a 
nl~ber located in X in the location specified by the effec-
tive address. Fnd 
STX-)<-'r3*Q/J. : NM--l; 
STX*'.:25*Q4 . e-x; $1'11( S) -- D at T7$ . 
S'.rx-::~-r7*Q/+ . Q3 -E.--1; . 
s ~r x ·'t:-1J., l·x-Q.3 QJ-- 1_, lf!M-<- 0 _, Q4-o; 
_g_?mrll~!J,t p~gin The seqnence LIT is actually a group of four 
instructions_, LDL_,ADL_,ANL, and XOL_, which use the last six 
bits of the instruction word as data. Bits R4 and R5 of the 
decode register Rare used to determine which instruction 
is to be executed. End 
LIT*'rl·X-Q,l : if R4*R6=1 ~pen( C (0-5) ~ 1) _, $LDL, ADL$ 
i.f R4-~R6=1 _!;hen( C ( 0-5) .co;- 0) _, $LDL_, ADL$ 
if' R4=0 then(C(0-5)-- O, CRY~ 0)_, $ANL_, XOL$ 
i:f Rll-*R5=1 then( ANA~ l)., $ANL$ 
i:f Rl~+R5=1 then{ Z '""'-A); $ANL., XOL_, .ADL$ 
L:Fi'*T4*Ql A-- 0; 
Co!ffi!lent Begin This is the IOP sequence which controls the 
input and output oi' data between the CPU and external de-
vices. An external adapter is used to decode RlJ-, R5., and 
R6 to provide eight possible I/O corrunands. R7 through Rll 
provide a device selection code to select one of several 




I 0 p-X-'113 -K-Q l 
IOP·x-r_r4-X-Ql . . 
IOP*T5*Ql : 
SKP~ 0; 
i:f HlP(·R5*R6=1 then( I- A); $TFA$ 
i:f IDliDY 1 then( DRDY -E-1); 
i:f R6-l<·DRDY=l th9..n(A~ 0); 
i:f R6*DRDY = 1 then(A-r-I)., $r~CTA, DSrT$ 
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i:f Rl.J-·K-(DRDY+DPG*R5-K·H6)=1 then(SKP--1); $T1J1A, 
TF'A, DSrr _, SDF$ 
IOP*'f7*Ql : DRDY-- 0; 
C_pmmen!;_ B~EJ.:n This is the MIN inst .ruction which increments 
the location specified by the effective address. If this 
location then contains aJ.l zero r s, the next j_nstruction is 
skipped. End 
MIN·iF.r4*Q4 - : CAR --...;--1, C-- 0., Z ~o; 
MIN·)<.i:r1*Q6 . . 
Iv1IN ><--:r 1 *Q6 : 1\fM --1; 
M'·N~""rnlJ...:.c.Q6 . 
.. L . . If;, ...L ~ ... . if ADOR=l then(P.count. + 1); 
I\1IN~r6*Q6 : s-o, Q3-l; 
MIN*".r7*G3 . . Q6-o; 
IviiN*':r 1-K-Q3 WM-o, Ql-1; , 
Comrn.ent Beg.J..n rrhe .following instructions_, called micro-
instructions_, are one of several classes of instructions 
which use the operation code OPR. This class is destin-
gu:ishe:d !"'rom the others by the state of Rl1. The adder is 
f'lrst set to perf'orm one o:f eight functions by bits R6, R7, 
and R8. 'l1he result of' this operation is then placed in the 
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reglster selected by H9_, and a skip test per.formed according 
to Hl~ and R5 vlhich are decoded by the decoder SK( 0-3). End 
OPR*R117< ..... l'l·*"Ql : z....,..- 0_, C ~o, 
if' R6=1 then( SB ->~E-1), 
if' R7*( R6@ R8=l then ( CHY ....,_ 0), 
if' R8·x-( R6+-R7=1 then( CAR~ 1); 
OPR*Rll-7C..ri'2*Ql : i.f R9=0 f;hep( C......,.._ A)_, 
i.f R9=1 th~.D( c~x) _, 
if' RT*R9=1 then(Z -E-X), 
i.f R7-7e-R9= 1 then z_._A); 
OPR-X-R1l·lfJr3~-Q1 : if' R9=0 then( A- 0), 
if R9= 1 the n(X-E- 0); 
OFRl<-Rl::t.;.(·T4*Ql : i.f R9=0 then(A-<-D)_, 
if' R9=l then( X ~n), 
if' SKl·*-DO*ADOR=l ~( P_. coq:nt. + l), 
if' SK2*DO=l then(P.count. + 1), 
if' SK3*ADOR=l then(P.count. + l); 
OPR·X-Rll*T5*Ql : ii' R9*Rl0=l then(A ~ 0), 
if' Rg·Jt-RlO=l then( X- o); 
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Cormnent Begin This is another class of' the OPR instructions. 
These instructions cause certain control f'lip-f'lops to be 
set or reset and test certain error and control f'lip-f'lops. 
If' certain conditions are true, SKP is set which causes the 
next instruction to be skipped. (Actually it f'orces the 
next instruction to be a no-operation instruction .. ) M and 
N are deccders for bits R6, R7, and R8, R9, RlO respective-
ly. End 
OPR·X-Rll:..t-Tl*Ql : if' Ml7:·Nl-K·SK3= 1 t J.}_en (EN-E- 1), 
if' M1 *Nl *SK2= 1 then( EN- 0), 
$ENA$ 
$DIS$ 
if' MJ.·3t-Nl*SK1=1 then(CR0--1), $SCH$ 
if' M1*N17C·SK0=1 then(CRO- 0) _, $SCF$ 
if' Ml*N2*0VF=1 then(SKP--.-1), $OFr$ 
if' Ml·ifN4*CRO=l then(SKP ~1), $COT$ 
if' :rvn-x-N6=1 then( INST-+- R4) _, $XSS _, XSR$ 
if' M2*N6*CRO=i then( CAR ---+-1), $ADG$ 
if' JVI37<-NQ ·R-R4=1 then( STATUS......;-- 0), $LST$ 
if' M3*NO*RL~=l th~(A --<(--0); $SST$ 
OPR-:<·Hll·?t-T2*Ql : if' TJil-K-NO=l then(C-..-A), $XHA$ 
if' M2*NO=l then(z--x_, c~A_, AD~ o_, 
CRY-=- 0), $XAX$ . 
if' I'-12*Nl=l then( c~x) _, $AOX_, AAX$ 
if' M2*Nl*R4=1 then(z~A, ANA~l, 
CRY -.<- 0 ) , $AAX$ 
if' M2*N6=1 then(C-E-A_, CR0-4!--0); $ADC$ 
OPR*Rll·*T3*Ql : if' Ml*NO=l then(A~ 0), $XHA$ 
if' Ml *N2=1 th'=n( 9VF-+- n) _, $OF:r $ 
if' Ml*N4=1 then(CRO--E- 0), $COT$ 
if M2-*"NO·*"R4-l then(A ~ 0), $XAX$ 
if' M2*N07e-R5=1 then(X ~ 0) _, $XA.X$ 
if' M2*Nl*R4=1 then(A-r- 0), $AAX$ 
if' M2·:+N4=1 then(Z--=-SW, A.....e-0)_, 
if' M27C-N6=1 then(A~O)_, $ADC$ 
$LAS$ 
if' N3*NO*R4=1 then(STATUS .-...E-A), $IST$ 
if' M3*NO*Rl~=l then( Z ~ S'l1ATUS); $SS1r$ 
OPR*Rll*T4·*"Ql : if' Ml-Jt-NO=l then(AE~D) _, $XI-IA.$ 
if' M2*NO*R4=l then( A -+-D)_, . $XA.X$ 
if' N2*Nl=l then(A~D) _, $AOX_, AAX$ 
if' M2*N6*0VFS=l then( OVF --+-1), $ADC$ 
i:f M2-:+N6*CYO=l then( CRO ......(--1), $ADC$ 
if' M2*N6=1 then(A- D); $ADC$ 
OPR*Rll*'T5*Ql : if' MO*NO=l then(HALT-1) _, $HLT$ 
if' M2*NO=l then(AD~ 1_, z~- 0) _, $Xl\.X$ 
if' M2*N2*Pl1E=l then( SKP--..(;-- 1), $MPT$ 
if M2·><-N3*IOE=l then(SKP~ 1) _, $IOT$ 
if M2-*N4=l then(A...-+- D)_, $LAS$ 
31 
if' N3*NO*R4=l ~hen(A-D); $SST$ 
OPR*R1J. ·XJr6*Ql . if' M2*NO*R5=l then( X-D)~ $XAX$ . 
if' M27e·N2=1 then( PrE~ 0) _, $MPT$ 
if' M2*N3=l then( IOE-.-- 0); $IOT$ 
Comment B~gin The f'ollowing is the Shif't or Rotate class 
of' OPR instructions. If' R4 = 0_, only A is shif'ted. I.f 
R4 - 1~ A and X are both shi:fted. If' R5 - 1~ the instruc-
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tion is a circulate or · a logical shif't. If' R5 = 0) it is a 
rotate or an arithmetic shif't instruction. l3 End 
OPR*R1l·>Pr1*Ql*MO : i.f R8=1 then(AD~O); 
OPR*Rll·*T2*Ql*MO : i.f R8=1 then(Z~A), 
i . f' Rl.J.*R8=l then(c~x); 
OPR*Rll*'r3*Ql*MO : i:f Rl~-K-R8=l then.(X-+- 0)~ 
if' R8=l then(A-+-0); 
OPR*Hll~.rrli-*Ql*MO : if' R8*Rl0=1 then(AR-+-D(0-10))~ 
if' R4·*R8?C·Rl0=l then(XR """'*- C ( 0-10) ~ 
xo~z11), 
if' R8-K-Rl0=l then(AL-+- D(0-10)) ~ 
if' R4*H8·iEHl0=1 th~(XL -<- C ( 0-10)), 
~if' R57e·N5=l then(Xll-c- CRO) ~ 
-·-
if' N6*R5=1 t g§n (AO -+- ZO) ~ 
if' N4*SK2=l thel}(AO -~ CRO) ~ 
if' Nl.J-*SK2=l t:q_QD(AO-+- C11) ~ 
if' N5*SKO=l then(AO-+- Z11) ~ 
if' R8*RlO*R4=l then(AJ.l~ CO) 
if' N5·*SKl=l then( All- CHO), 
if N5*SK0=1 then(A11~ ZO); 
V. SUJVIM.A.RY 
At present_, computer design j_s started by a vague, 
narrative type or description, and rinished by experience, 
ingenuity, trial and error, and a lot or perseverance 
spread out over an inordinate period or time. A good com-
puter design language can eliminate much or this by the 
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improved coiTJJll.unication resulting :fr·om a more :formal docu-
mentation. In addition_, a computer design language such as 
CDL is necessary ror a completely automated approach to 
computer design. To do this, the design language must be 
easily read, nonambiguous, concise, precise, machine trans-
J.atable, highly expressive in binax•y representation and 
manipulation_, and must be able to express parallel as well 
as serial operation.. In order to better understand the 
operation or the final machine_, the language should also be 
able to express timing and control signals. 
The description in CDL o:f the SCC 650 has been pre-
sented and compared with other design languages. For the 
,· -
purpose of good documentation and easy translation_, Chu's 
Computer Design Language was found to be the best language 
available. Iverson Notation ts very concise and formal but 
is not the best :for documentation since it does not clearly 
speci:fy timing control. Moreover_, its use requires famili-
arity with a completely foreign set of notation that is not 
required hy CDL or register transfer notation. Bartee 1 s · 
register transrer notation~ on the other hand, while easily 
read, is not easily translatable into machine language due 
to its lack 0~ rormality. 
A topic ~or further research would involve a simula-
tion of the sec 650~ or a similar machine, using a form or 
the description presented here. 
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APPENDIX A 
A Summary or Computer Design Language 
CDL provides a precise description to the programmer 
or how the computer works, clock pulse by clock pulse. 
Representation of control signals and timing signals are 
available f'or completeness. An abbreviated version, showing 
no control commands can also be furnished for use as a 
programming manual. 
This design language makes use of an ALGOL-like pro-
gramming language, consisting of a vocabulary and various 
types of statements. 
The vocabulary consists of': 





.f. sub register 
g. clock 
'2. Separators 
a. _, I) I C I; I: /&/-
b. comment, begin, ·end 
3. Operators 
a. logical (ie. * +, ~) _, 
b. runctional (ie. 
4. I~tters and digits 
.count. - increments by one) 
The list or statements types includes: 
1. Declaration statements for defining registers~ 
subregisters~ terminals~ switches~ memories~ etc. 
3"7 
2. Transfer statements for specirying unary or binary 
operations such as shift_, count_, add~ subtract, complement, 
set~ and reset. 
3. IF statements for conditional operation of the 
statement. 
4. DO statements for commonly used routines. 
5. GO TO statements for unusual sequencing. 
Examples or the above statements can be round in 
Table A-I on the following page~ and in the literature. 1 
As in ALGOL~ all statements other than declaration 
statements may have a label. Labels serve as identiriers 
in ALGOL, to allow one statement to refer to another. In 
CDL~ labels may also be used as statement identifiers_, but 
are most often used as a condition for the execution of a 
statement. All statements grouped with a label are executed 
simultaneously. If two or more labels are true at once, 
they are also executed simultaneously. This is one way to 
express parallel transfers. 
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The sec 650 can be described using only a basic sub-
set o~ CDL. It should be noted~ however~ that as a design 
language 3 CDL is a ~airly high-level language. A descrip-
tion o~ a computer in CDL need not be as detailed as the 
one presented here. For example~ instead of specifying all 
of the transfers and control necessary ~or adding two reg-
isters~ A and X~ one could merely speci~y the trans~er: 
A~A.add.X 
A number o~ computer descriptions in a higher level 







if RUN ON then(P.count.+l) 
Table A-I 
EXPLANATION 
Defines A to be a twelve-
bit register 
Defines RUN to be a two 
position switch 
Transfers the contents of 
A into R 
Transfers O's into A 
Increments P by one i~ RUN 
is in the ON position 
Examples of some CDL statements 
APPENDIX B 
SCC 650 Instruction Fetch Sequence 
Expressed in Register Trans~er Notation 








--- --JI~rn · JMF · INT · S + JIVIB • JlVIF • INT • ·P -+- P 
INT- Q2 INT-RO INT-- R2 INr-+- R4 
RN • SKP --=- HALT 
o-s 
0__,_ R o-z 1- CRY l-AD o~ANA 
o~cAR o-sB Q7· c-- c 
HALT· Q7 · SKP • INr • J.V1EM + IiALT · Q7 • SKP · I:NT · R ~ R 
HALT • IWl' _,._._ Q5 
Q7· MEM + Q7· C _,.... C 




SCC 650 Instruction Fetch and Effective Address 









Q( 1) : 0 
INT : 0 
R ___ ~ 0 _, 2, 4 
R~C 
_lot4/R: 5 
j_ <X 4 /R : 14 
J.o<4/R: 0 
RS : 0 
S -r- c.>6 /c 
STATUS0 : 0 
S-+- 2 121 _L P + lc.J6 /C 
S ~ 2 1211.. X +lc.>6 /C 






















Upon exit, P contains the location o~ the next sequen-
tial instruction, S contains the address of the data, R 
contains the instruction to be executed. 
APPENDIX D 
SCC Logic Diagram Terminology 
Certain peculiarities~ noted when reading the SCC 650 
Logic Diagrams11 ~ are mentioned here to avoid con~usion. 
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The logic of the SCC 650 is implemented primarily with 
diode-transistor NAND gates and three types o~ ~lip-flops. 
S-R flip-~lops are used for most of the registers. Toggle 
flip-~lops are used in the P and T counters~ and two cross-
coupled NAND gates are used :frequently ~or single control 
~lip~flops~ such as INH~ INT~ SNK~ etc. Fig. D-la is a 
logic diagram of this type o~ :flip-flop. A truth-table is 
given in Fig. D-lb. 
The sec 650 uses a positive logic convention~ +8 volts 
being a logical 'bnerr and 0 volts being a logical 'zero~' Flip-
flops are triggered on the trailing edge o~ pulses. 
NAND gates are often used as inverters. In this appli-
cation~ one input is connected to the variable to be 
complemented~ and the other input is connected to +8 volts. 
An arrow is used in the logic diagrams to denote a logic 
11 one'~ connection. 
rrhe names of variables used in writing the description 
in CDL are primaril.y the same as those used in the logic 
d~agrams. This was done to provide easy reference to the 
logic diagrams. In some cases~ however~ dirrerent mnemon-
ics were used either ror brevity or ror increased clarity. 
These dirrerences are presented in Table D-I. 
lJ-2 
In addition~ subscripts are used in the logic diagrams 
whenever the same variable is produced by more than one 
source. For example., HALT and F.ALTB are actually the same 
variable., but are produced by dirferent gates. (This ~ 
done occasionly because or loading requirements) Comple-
mented variables are shown in the logic diagrams by either 
a dash (-) or a slash (/). For example., /HALT_, HALT-, and 
HALTB- are all complements of HALT. 
Finally., it was noted that there is an inconsistency 
in the mnemonics used in the User's Manual and those used in 
the log~c d i a grams. OV and OVF are the s ame f'lip - .flop as 
well as CO a nd CRO., K and CAR. 
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s 
s R y 
y 0 0 y 
0 1 0 
1 1 
y 1 0 1 
b) Truth table 
R--;_ _ _., 
a,) Logic Diagram 
Fig. D-l 
Logic Diagram and Truth table for a flip-flop composed 
of two cross-coupled NAND gates. 
Term used in description Term used in sec Logic 
Diagrams 
-· - ·-




M~0-3~ OH N0-7 OL 
Table D-I 
Some differences in terminology 
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